Computationally-Redundant Energy-Efficiency Processing for Y'all (CREEPY)

Abstract

Dennard scaling has ended. Lowering the voltage supply (Vdd) to sub volt levels causes intermittent losses in signal integrity, rendering further scaling (down) no longer acceptable as a means to lower the power required by a... [ view full abstract ]

Authors

  1. Bobin Deng (Georgia Institute of Technology)
  2. Sriseshan Srikanth (Georgia Institute of Technology)
  3. Eric Hein (Georgia Institute of Technology)
  4. Paul Rabbat (Georgia Institute of Technology)
  5. Thomas Conte (Georgia Institute of Technology)
  6. Erik DeBenedictis (Sandia National Laboratories)
  7. Jeanine Cook (Sandia National Laboratories)

Topic Areas

Topics: Error-tolerant logic and circuits , Topics: Extending Moore’s law and augmenting CMOS

Session

OS-06A » Error Tolerant Logic and Circuits (15:30 - Tuesday, 18th October, Del Mar Ballroom C)

Paper

ID015_ICRC2016_final.pdf

Presentation Files

The presenter has not uploaded any presentation files.